

Compal Confidential

BIUS1/S2 & BIUY0/Y1 DIS M/B Schematics Document


Intel SkyLake U Processor with DDR4
AMD R16M-M1-30/R16M-M2-50

2016-02-16

LA-D451P

REV : 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	LA-D451P	1.0
				Date:	Tuesday, February 16, 2016	Sheet 1 of 50



Voltage Rails

State	power plane	B+	+5VALW +3VALW	+1.5V	+5VS +3VS +1.35VS +1.0VS_VCCOPC +VCC_CORE +VGA_CORE +VCC GFXCORE_AXG +1.8VS +0.75VS +1.0VALW
S0		○	○	○	○
S3		○	○	○	✗
S5 S4/AC		○	○	✗	✗
S5 S4/ Battery only		○	✗	✗	✗
S5 S4/AC & Battery don't exist		✗	✗	✗	✗

BOM Structure Table

Item	BOM Structure
LAN 10/100 Transformer	100@
LAN Giga Transformer	GIGA@
For Giga LAN Chip	8111H@
For 10/100 LAN Chip	8107E@
For DIS	DIS@
For UMA	UMA@
For GPU M1 Chip	M1@
For GPU M2 Chip	M2@
For NFC Option	NFC@
For Thermal Chip	EX_THM@
For Keyboard backlight	KBL@
No Keyboard backlight	NOKBL@
For Hynix Memory	H2G@
For Samsung Memory	S2G@
For Micron Memory	M2G@
For EMI	EMI@
For ESD	ESD@
No EMI	@EMI@
No ESD	@ESD@
Connector	ME@
For VARM X76	GM_X76@
For Test Point	TP@
For 2+3E power	23E@
For S series only	SS@
For YOGA series only	YOGA@
For 14 inch only	14@
For 15 inch only	15@
For CPU Type	6500U@ 6200U@ 6100U@ 4405U@

EC SM Bus1 address EC SM Bus2 address EC SM Bus4 address ME SM Bus address

Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	0001 011x 16h	NCT7718W	1001 100x 98h	BMA250E	0001 100x 18h	NFC	0010 1000 28h

PCH SM Bus address

GPU SM Bus address

Device	Address	Device	Address
DDR_JDIMM1 Touch Pad	1010 000x A0h	Internal thermal sensor	1001 111x 9Eh

SMBUS Control Table

	SOURCE	VGA	BATT	CHARGER	NECP388	SODIMM	Thermal Sensor	DGPU	CRT RT2168	NFC	TP	PCH	G-SENSOR
SMB_EC_CK1 SMB_EC_DA1	NECP388 +3VALW	✗	✓ +3VALW	✓ +19V_VIN	✗	✗	✗	✗	✗	✗	✗	✗	✗
SMB_EC_CK2 SMB_EC_DA2	NECP388 +3VS	✓ +3VGS	✗	✗	✓ +3VS	✗	✓ +3VS	✗	✗	✗	✗	✓ +3VS	✗
SMB_EC_CK4 SMB_EC_DA4	NECP388 +3VALW	✗	✗	✗	✗	✗	✗	✗	✗	✗	✗	✗	✓ +3VS
PCH_SMBCLK PCH_SMBDATA	PCH +3VALW	✗	✗	✗	✗	✓ +3VS	✗	✗	✗	✗	✓ +3VS	✗	✗
SML0CLK SML0DATA	PCH +3VALW	✗	✗	✗	✗	✗	✗	✗	✗	✓ +3VS	✗	✗	✗
SML1CLK SML1DATA	PCH +3VALW	✗	✗	✗	✓ +3VS	✗	✗	✓ +3VS	✗	✗	✗	✗	✗

USB 2.0 Port Table

Port	External USB Port
1	Touch panel (for YOGA only)
2	USB2/3 MB(JUSB1)
3	USB2/3 MB(JUSB2)
4	USB2 IO Board(Charger)
5	Camera
6	
7	NGFF WLAN+BT

USB 3.0 Port Table

1	
2	USB2/3 MB(JUSB1)
3	USB2/3 MB(JUSB2)
4	
5	
6	

SATA Port Table

Port	
0	HDD
1	


PCIe Port Table

Port	Lane	
1	1	GPU
2	2	
3	3	
4	4	
5		LAN
6		
7		NGFF WLAN+BT
8		
9		
10		


STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				Date: Tuesday, February 16, 2016	Rev 1.0
				Sheet 3 of 50	LA-D451P


BIVS3/ VE3 -PowerMap_SKL-U22_DDR3L_Volume_NON CS]





Security Classification	Compul Secret Data		Compul Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT SHALL NOT BE TRANSFERRED FROM THE COMPANY OR LOANED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC. WITHIN THIS SHEET, THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.			Power MAP	
			Doc#	Disclosure Number
			Rev#	Revision: Subsequent To DATE
			Sheet#	1 of 65




< Compensation PU For eDP >



+1.0V_VCCST



< PU/PD for CMC Debug >



PCB BIUY0 LA-D451P LS-D452P/D453P 02

DA21JG00100

PCB BIUS1 LA-D451P LS-D451P 02




DA21JG00100

PCB BIUS1 LA-D451P LS-D451P 02


DA21JG00100





Security Classification				Compal Secret Data				Title			
Issued Date				2016/02/16				Deciphered Date			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				2017/02/16				Size			
								Document Number			
								Customer			
								Date			
								Tuesday, February 16, 2016			
								Sheet			
								6			
								of			
								50			

Interleaved Memory





Security Classification	Compal Secret Data			Compal Electronics, Inc. SKL-U(2/12)DDR3L		
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Cust	LA-D451P	1.0
				Date:	Tuesday, February 16, 2016	Sheet 7 of 50







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	SKL-U(4/12)HDA,EMMC,SDIO,CSI2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-D451P	1.0
Date:				Tuesday, February 16, 2016	Sheet	9 of 50







From EC (Open-Drain)



Only For Power Sequence Debug


(34) EC_RSMRST#
T132 TP00
(34,44) SYS_PWROK
(34,44) PCH_PWROK



Follow 546765_2014WW48_Skylake_MOW_Rev_1_0

Stuff 2.7k ohm(RC35) PU for Skylake-U

Stuff 60.4 ohm(RC110) PD for CannonLake-U



Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Document Number	SKL-U(S12)CLK,PM,GPIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev 1.0
				Customer	LA-D451P
				Date:	Tuesday, February 16, 2016
				Sheet	10 of 50

GSPI0_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. ==> Default





1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.

GSPI1_MOSI (Internal Pull Down):

Boot BIOS Strap Bit


0 = SPI Mode ==> Default

1 = LPC Mode




Function	DGPU_PRSNTH (GPP_C15)
DIS	0
UMA Only	1

+3VS
 R73 1 2 10K 0402 5% DGPU_PRSNTH#
 R74 1 2 10K 0402 5%





+1.0VALW TO +1.0V_VCCST



+1.8VALW TO +1.8VS




+1.0VALW TO +1.0VS_VCCIO



change package of 1U from 0201 to 0402


change package of 1U from 0201 to 0402

change package of 10U from 0402 to 0603




Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D451P
				Date	Tuesday, February 16, 2016
				Sheet	13 of 50


Follow 543016_SKL_U_Y_PDG_1_0




Follow 543016_SKL_U_Y_PDG_1_0






Follow 543016_SKL_U_Y_PDG_1_0







Follow 543016_SKL_U_Y_PDG_1_0






Follow 543016_SKL_U_Y_PDG_1_0




Follow 543016_SKL_U_Y_PDG_1_0





Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
Date: Tuesday, February 16, 2016				Sheet	14 of 50




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	SKL-U(11/12)GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-D451P
				Date: Tuesday, February 16, 2016	Rev 1.0
				Sheet 16 of 50	




Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port
	0 : Enabled; An external Display Port device is connected to the Embedded Display Port





Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket



Security Classification	Compal Secret Data			Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	DDR4 DIMM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED TO THE OUTSIDE OF THE COMPANY WITHOUT THE WRITTEN CONSENT OF THE COMPANY. ANY REPRODUCTION OR DISSEMINATION OF THIS DRAWING WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED. THIS SHEET IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND MUST BE RETURNED TO THE COMPANY UPON REQUEST.				Rev 1.0	
Size	Document Number		LA-D451P		
Date	Issued		Tuesday, February 16, 2016		
Sheet	18		of 50		



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	EXO/MESO(1/5) PCIe/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-D451P
				Date	Tuesday, February 16, 2016
				Sheet	19 of 50



Resistor Divider Lookup Table			
R_pu (ohm)	R_pd (ohm)	Bitt [3:1]	
NC	4.75k	000	
8.45k	2k	001	
4.53k	2k	010	
6.98k	4.99k	011	
4.53k	4.99k	100	
3.24k	5.62k	101	
3.4k	10k	110	
4.75k	NC	111	

0402 1% resistors are required

Capacitor Divider Lookup Table	
Cap (nF)	Bitt [5:4]
680nF	00
82nF	01
10nF	10
NC	11

PS_0[3:1]=001
PS_0[5:4]=11

Strap Name :

PS_0[1] ROM_CONFIG[0]
PS_0[2] ROM_CONFIG[1]
PS_0[3] ROM_CONFIG[2]
PS_0[4] N/A
PS_0[5] AUD_PORT_CONN_PINSTRAP[0]

PS_1[3:1]=001
PS_1[5:4]=11

Strap Name :

PS_1[1] STRAP_BIF_GEN3_EN_A
PS_1[2] TRAP_BIF_CLK_PM_EN
PS_1[3] N/A
PS_1[4] STRAP_TX_CFG_DRV_FULL_SWING
PS_1[5] STRAP_TX_DEEMPH_EN

PS_2[3:1]=000
PS_2[5:4]=11

Strap Name :

PS_2[1] N/A
PS_2[2] N/A
PS_2[3] STRAP_BIOS_ROM_EN
PS_2[4] STRAP_BIF_VGA_DIS
PS_2[5] N/A

PS_3[3:1]=000
PS_3[5:4]=11

Strap Name :

PS_3[1] BOARD_CONFIG[0] (Memory ID)
PS_3[2] BOARD_CONFIG[1] (Memory ID)
PS_3[3] BOARD_CONFIG[2] (Memory ID)
PS_3[4] AUD_PORT_CONN_PINSTRAP[1]
PS_3[5] AUD_PORT_CONN_PINSTRAP[2]

MLPS Memory ID setting:

BOARD_CONFIG[2:0]	Memory Type	Configuration	Channel Size	Vendor P/N	SMT quantity	
0	000	Samsung-DDR3	256M x 16 4PCS, 1 Rank	2GB	K4W4G1646E-BC1A	4 pcs
1	001	Hynix-DDR3	256M x 16 4PCS, 1 Rank	2GB	H5TC4G63CFR-NOC	4 pcs
2	010	Micron-DDR3	256M x 16 4PCS, 1 Rank	2GB	MT41J256M16LY-091G:N	4 pcs

216-0841018 A0 SUN PRO 63

Security Classification: Compal Secret Data

Issued Date: 2016/02/16

Deciphered Date: 2017/02/16

Title: EXO/MESO(2/5)_MSIC

LA-D451P

Size: Custom


Document Number: LA-D451P

Rev: 1.0


Date: Tuesday, February 16, 2016

Sheet: 20 of 50




+1.8VALW TO +1.8VGS
+1.0VALW TO +1.0VGS
Load switch




+3VS to +3VGS



No Use GPU Display Port output




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	EXO/MESO(3/5) PWR/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number Cusltn LA-D451P	1.0
Date:		Tuesday, February 16, 2016		Sheet	21 of 50





DDR3 Memory Channel Rank 0:A0

- (23.25) M_DA[63..0] M_DA[63..0]
- (23.25) M_MA[15..0] M_MA[15..0]
- (23.25) M_DQM[7..0] M_DQM[7..0]
- (23.25) M_DQS[7..0] M_DQS[7..0]
- (23.25) M_DQS# [7..0] M_DQS# [7..0]










SINGLE RANK:RV102,RV103 install 40.2 ohms



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	EXO/MESO_DDR3L_A1 Rank 0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Customer
				Date	Tuesday, February 16, 2016
				Sheet	24 of 50
				Rev	1.0


DDR3 Memory Channel Rank 0:A1






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	
				HDMI	
				Size	Document Number
				D	LA-D451P
				Date: Tuesday, February 16, 2016	Sheet 27 of 50

ALC3240



+5VS → +5VDDA_CODEC




Each Platform Power Net Support List :

	+1.5VS	+1.8VS	+3VS	+5VS	+3VALW
	1.5V(S0)	1.8V(S0)	3.3V(S0)	5V(S0)	3.3V(S0~S5)
Intel Broadwell	V	X	V	V	V
Intel Skylake	X	V	V	V	V


Each Platform HDA Link Voltage Support (Pin 8) :

	3.3V	1.5V
Intel Broadwell	V (default)	V
Intel Skylake	V (default)	V


+3VS → +IOVDD_CODEC




+3VS → +3VDD_CODEC




PC BEEP




Input




Output




ESD protection needs to be placed near connector side




HDD




NFC



(G-Sensor for 360-degree reverse)



NGFF for WLAN / BT(Key E)



Thermal Sensor

Close to UTS17

EX_THM0
C75507
2200P_0402_50V7K

REMOTE1+
REMOTE1-
+3V_Thermal

UTS17

EX_THM0
VDD
D+
SDA
D-
ALERT#
T_CRIT#



EC_SMB_CK2
EC_SMB_DA2
THM_ALERT# (20)

GND

NCT7718W_MSOP8


SMB Address: 1001100x

Trace width/space: 10/10 mil
Trace length: <8"




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN / Thermal Sensor		
				Size	Document Number	Rev
				C	LA-D451P	1
Date: Tuesday, February 16, 2016				Sheet	31	of 50


Power Button LED




Touch Pad




Keyboard Backlight




Keyboard




Hall Sensor & Button




For Debug




Power Button For S Series




Power Button For YOGA















Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	KBL/KBD/LED/TP/HS Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				LA-D451P	Rev 1.0
Date:				Tuesday, February 16, 2016	Sheet 32 of 50







	1.0V Source	RL11	CL15
RTL8111H	LDO	O	O
RTL8107E	LDO	O	O


LL1, CL16, and CL17 close to Pin24
(Should be place within 200 mils)




Security Classification		Compal Secret Data		Title	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	LAN RTL8111H / RTL8107E	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR BE REPRODUCED OR EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NO PART OF THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Size	Document Number
				A4	LA-D451P
				Rev	1.0



For +1.8VALW Discharge





For +0.6VS Discharge




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2016/02/16		Title	
		Deciphered Date		DC to DC	
				Document Number	
				LA-D451P	
				Rev	
				1.0	
				Date: Tuesday, February 16, 2016	
				Sheet 36 of 50	


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	PWR- DCIN / Vin Detector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	SKL
				Date	Tuesday, February 16, 2016
				Sheet	37 of 50
				Rev	1.0



PH201 under CPU botten side :
CPU thermal protection at 93 +-3 degree C
Recovery at 56 +-3 degree C



```

Ipsys = KPSYS x ( VADP x IADP + VBAT x IBAT )
R_Psys = 1.2V / Ipsys
KPSYS = 1.14uA/W
adapter wattage = 45W
Battery wattage = 40Wh
Ipsys = 1.14 (45+40) = 96.9uA
R_Psys = 1.2V / 96.9uA = 12.3K-ohm.
-----
adapter wattage = 65W
Battery wattage = 40Wh
Ipsys = 1.14 x (65+40) = 119.7uA
R_Psys = 1.2V / 96.9uA = 10K-ohm.

```

V_{gs} = 20V
V_{ds} = 60V
I_d = 250mA

$R_{ds(on)} = 15.8\text{mohm max}$
 $V_{gs} = 20\text{V}$
 $V_{ds} = 30\text{V}$
 $I_D = 10.5\text{A}$ ($T_a=70^\circ\text{C}$)

max Power loss 0.22W for 90W;0.12W for 65W system;0.05W for 45W
CSR rating: 1W
VCSIP-VCSIN spec < 81mV

Need check the SOA for inrush

PR729 and PR732 are ACDET setting base on your project to set.

Co-lay jump and ISN choke.

```

**Design Notes**
For 45W/65W /90W system, 2S/3S/4S battery
Maximum Charging current 3.5A
Maximum Battery discharge power 55W

#Register Setting
1. 0X3DH bit10 set 0 (default 1) to enable turbo boost function
2. Disable turbo when AC only
#Circuit Design
1. ACLIM and CCLIM are divider voltage control.
2. Use 7X7 choke and 3X3 H/L side MOSFET
Charge current 3A
Power loss : 1.79W (H/S=0.227W, L/S=1.2738W, Choke=0.297W)
Power density : 0.61 (23X16)
#Protect function
1. ACOVP : VCC voltage > 24V
2. SMBUS timeout: 0X3DH bit15 set 0 (default 0) to enable 175s(default).
3. ACOC : 0X3CH bit4 set1 release adapter limit function (default:Enable).
4. CHGOC : based on charge current setting
5. BATOV : 4.6V/Cell
6. BATLOW : No.
7. TSHUT : 150C.

```

Module model information
ISL95520 Hybrid Boost V2.mdd

$R_{ds(on)} = 32\text{mohm}$
 $V_{gs} = 20\text{V}$
 $V_{ds} = 30\text{V}$
 $I_D = 8\text{A}$ ($T_a=70^\circ\text{C}$)

Support max charge 3.5A
Power loss: 0.245W
CSR rating: 1W
VCSP-VCSON spec < 81mV

Follow adapter and battery wattage in Vays current source.
Base on CPU Core VR design.
The resistor is pop on CPU VR schematic.

A31 connect to BA
Other team connect to b

For A31 only.
Turn off Charger IC on battery only.
Depend on customer design for
system power consumption.

```
(Rs1 = 10mΩ and Rs2 = 5mΩ or Rs1 = 20mΩ and Rs2 = 10mΩ)
CC LIM = VccLIM / 64 x Rs2
=====
(Rs1 = 10mΩ and Rs2 = 10mΩ or Rs1 = 20mΩ and Rs2 = 20mΩ)
CC LIM = VccLIM / 32 x Rs2
=====
AC LIM = Vac LIM / 32 x Rs1
```


```
Adapter current limimed:
For U22 (45W)_adp:
PR337=53.6k
For U23e (65W) and DIS_adp:
PR337=76.8k
```

Battery current limited by CCLIm ~ 3.89A.
Adapter current limited by ACLIm ~ 4.33A.
(PR779 and PQ741 are for change ACLIM when AC in)

BATGONE (BATT_TEMP)
logic high: above 2.4V
logic low: under 0.8V

Security Classification	Compel Secret Data		Compel Electronics, Inc. PWR_CHARGER	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAYTHEON COMPANY AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev. 1.0

SY8286B_V1.mdd




SY8286C_V1.mdd




Vout is 4.998V~5.202V

TDC=6A Ipeak=9A
Imax=6.25A
Iocp=10A




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date		2016/02/16	Deciphered Date		2017/02/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FEDERAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR- 3VALW/5VALW-SY8286B&C		
				Document Number		
				Date:	Tuesday, February 16, 2016	Sheet 40 of 50

Module model information
APL5930_V2.mdd



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.8V PRIM	
Size		Document Number		Rev	
Custom				1.0	
Date:		Tuesday, February 16, 2016		Sheet 42 of 50	

Module model information
SY8288_V1.mdd




Security Classification	Compal Secret Data		
Issued Date	2016/02/16	Deciphered Date	2017/02/16
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D AND TECHNOLOGY AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NOR THE INFORMATION HEREON BE REPRODUCED, COPIED, OR MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			

Table 3—Control Bit Definitions

	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPCH	0	X	X	0.7
	1	0	0	0.8
	1	0	1	0.85
	1	1	0	0.9
	1	1	1	0.95
EDRAM/ EOPIO	0	X	X	0
	1	0	0	0.8(MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others	0	X	X	0
	1	0	0	1.0
	1	0	1	1.075
	1	1	0	1.15
	1	1	1	1.2


Module model information

NB681_V1.mdd




Security Classification		Compal Secret Data				
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<div>+1.0VS VCCOPC</div>		
Size Custom	Document Number			Rev 1.0		
Date: Tuesday, February 16, 2016		Sheet 44 of 50				



CPU POWER STAGES



VCC_CORE
FSW=450kHz
DCR = 1.19 mohm +/- 5%
TYP
MAX
H/S Rds(on) : 11.7mohm , 14mohm
L/S Rds(on) : 2.7mohm , 3.3mohm



VCCGT (2 phase)
FSW=450kHz
DCR = 1.19 mohm +/- 5%
TYP
MAX
H/S Rds(on) : 11.7mohm , 14mohm
L/S Rds(on) : 2.7mohm , 3.3mohm




VCCSA
FSW=450kHz
DCR = 6.2mohm (TYP) , 6.51mohm (Max)
TYP
MAX
H/S Rds(on) : 12.4mohm , 15.8mohm
L/S Rds(on) : 9.1mohm , 11.6mohm

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2016/02/16	Deciphered Date	2017/02/16
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number PWR-PROCESSOR DECOUPLING Rev 1.0
Date:	Tuesday, February 16, 2016	Sheet	46 of 50

VCC_CORE Place on CPU Back Side @ V09
22U_0603 * 28 pcs +1U_0201*35 pcs

VCC_GT Place on CPU Back Side @ V09
22U_0603 * 29 pcs +1U_0201*12 pcs



```
Module model information
ISL62771_CZ_GFX35W_V1A.mdd for IC portion
ISL62771_CZ_GFX35W_V1B.mdd for SW portion
```

VGA_M250=>Link +1.8VGS
VGA_M130=>Link +3VGS

VR_ON
High > 1.6V
Low < 1V

PH1002 near APU_CORE H/S mos

VRH0T Assert Threshold : 0.64V
TSENSE Bias Current : 30uA
PH1002=27.4K, 110C active
Reset Threshold: 0.66V, 98C active
110C Assert Threshold: PR1031=27.4K
100C Assert Threshold: PR1031=16.9K

[illegible]

PR1058=3.65K, PR1040=2.1K and
PR1046=604 to set loadline -2.1mV/A
while PR1046=594 to set OCP 57.16A
for EDC 45A application.

EN pin don't floating
If have pull down resistor at HW side, pls delete PR702

```
change PL601
SM01000C000 to co
part SM01000P200
```

The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high

Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC15

$$\begin{aligned} V_{out} &= 0.6V * (1 + R_{up}/R_{down}) \\ &= 0.6 * (1 + (30.1/20)) \\ V_{out} &= 1.503V \end{aligned}$$

+VGA_CORE

SH000010N00 (DCR:1.19mohm +/-5%)

GA_CORE

GFX_core
TDC 30 (1H1L)
Peak Current 45A
OCP current > 45A
Load line -2.1mV/A
FSW=400kHz
DCR 1.19mohm +/-5%
TYP MAX
H/S Rds(on) :11.7mohm , 14mohm
L/S Rds(on) :2.7mohm , 3.3mohm

MAX
14mohm
3.3mohm

SH000010N00 (DCR:1.19mohm +/-5%)

GA_CORE

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2016/02/16		2017/02/16		PWR-CPU CORE/CPU = CORE_NB	
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D AND/OR ENGINEERING TO ANY OTHER DIVISION OR AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Size	Rev
				Document Number	1.0
				LA-D451P	
Date:		Issued:		Sheet	
Tuesday, February 16, 2016				48 of 50	

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	0ohm change to short pad		PR316,PRI1002,PR318,PR321,PR336,PRI903,PRI906,PRI913,PRI917	2015.12.17	SIT
2	ME 需求 from 0603 change to 0402		PRI935,PRI912	2015.12.17	SIT
3					
4				2015.09.14	SDV
6		P41		2015.09.16	SDV
7				2015.09.16	SDV
8					
9				2015.10.08	SIV
10				2015.10.22	SIV
11				2015.10.22	SIV
12					SIV
13					SIV
14				2015.10.22	SIV
15					
16				2015.11.27	SIT
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				Z BDW	
Date: Tuesday, February 16, 2016				Sheet	49 of 50

Version change list (P.I.R. List)

Page 1 of 1
for HW

Item	Reason for change	PG#	Modify List	Date	Phase
1	Camera couldn't be shutted down	P26	adding C132,R119,Q4 for Camera power switch circuit	2015/10/09	SIV
2	Tuning charger sequence for avoid the conflict between +5VALW and +VL when booting on	P33	adding C457,R338 for tuning Charger sequence in DC mode	2015/10/09	SIV
3	Audio shape fine tuning	P28	changing cap size for shape fine-tuning	2015/10/09	SIV
4	Power regeust	P15	CC106 reserved for +1.0VS_VCCOPC	2015/10/09	SIV
5	RF regeust	P24	CV194 reserved for +1.5VGS	2015/10/09	SIV
6	ME request	P31	changing H19 from 2P5 to 4P6	2015/10/09	SIV
7	Intel design guide recommendation	P11	chageing RC27,RC32 from 499 to 1k Ohms for TS screen pull-high	2015/10/12	SIV
8	0 Ohm reduction	P13,21,22,26,28,29,30,31,35	changing LV1, LV2, LV3, R121, R168, R311, RA2, RA42, RA43, RC136, RC137, RH142, RL11, RL18, RV5, RV6, RWL164 to R-short	2015/10/13	SIV
9	changing NOVO# pull-high from SB side to MB side	P34	adding R1655 for NOVO# pull-high in MB side	2015/10/13	SIV
10	location renaming	P34	location name changing from R2014 to R1656	2015/10/13	SIV
11	keyboard matrix definition will change	P34	reserving R1657 pull high to +3VS for EC_GPIO72	2015/10/13	SIV
12	removing useless pull-high resistor	P18	removing RD43 for DDR_DRAMRST#	2015/10/13	SIV
13	Common material use	P19,21	changing QV16 to SB000013I00, UV2 to SA007080100	2015/10/13	SIV
14	ME request	P26	changing U5 to SA00008R900	2015/10/13	SIV
15	Removing ACC_INT2_MB and ACC_INT2_SB routing reservation	P11,29	adding T186,T187 for ACC_INT2, and ACC_INT2_MB, and deleting RC143,RC145	2015/10/13	SIV
16	For Number LED feature	P34	add BOM structure 15_NUM@ to R264 for 15" NUM LED	2015/11/25	SIT
17	new keyboard matrix definition implements	P34	popping R1657 pull high to +3VS for EC_GPIO72	2015/11/25	SIT
18	EC request to avoid YOGA's feature code mistake in S series	P34	adding R1660 reserved for the pull high of TAB_SW# to fix display reverse issue in S series	2015/12/09	SIT
19	ESD request	P34	adding C2143 for BATT_CHG_LED#,C2144 for BATT_LOW_LED#	2015/12/11	SIT
20	Power request for safety power test	P20	reserving DV2 and RV374 for AC_BATT	2015/12/11	SIT
21	0 Ohm reduction	P10,18,20,26,28,34	changing LA5~8, LV4, R132, R210, RC38, RD138, RD139, RD200, RD45, RV194 to R-short	2015/12/11	SIT
22	KBL circuit cost-down	P32,34	adding RKBL4 to un-pop QKBL122 for cost-down, RKBL3 from 100k to 0 , modifying @ to RKBL2,R324and CKBL907, KBL@ to RKBL1, reserving R1665 for +3VS pull-high of KB_BL_PWM	2015/12/11	SIT
23	USB Charger tuning for sequence and control pins	P33	changing @ to C457,R338,R1647,adding R1658,R1659	2015/12/11	SIT
24	SUSP# leakage problem	P34	adding a pull-down resistor R1664 for SUSP#	2015/12/11	SIT
25	DFX regeust	P26,33	removing common-mode choke locations L6,L13,L15,L17,L18	2015/12/11	SIT
26	SUSP# leakage problem	P34	adding a pull-down resistor R1664 for SUSP#	2015/12/11	SIT
27	Removing ISH reservation	P11,29,34	removing R1653,R1654,RC140,RC141,T186,T187, and changing net ACC_INT1 to MB_ID	2015/12/11	SIT
28	Crystal cap fine tuning	P20	changing CV19,CV20 to 8.2p	2015/12/11	SIT
29	Changing CPU's part numbers	P06	changing CPU part number : SA00009E500 to SA00009E520, SA00009E630 to SA00009E610	2015/12/21	SIT
30	For ME request to fix HDD shock issue	P31	changing H7 from 4p6 to 6p0	2016/02/15	SVT

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/02/16	Deciphered Date	2017/02/16	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)
Size C	Document Number	Rev 1.0	Date: Tuesday, February 16, 2016	Sheet 50 of 50